eng.shaimaa
17-03-2010, 06:38
فى حد ممكن يساعدنى فى التصميم ده فى ال vhdl ?
design acounter using finite state machine
count odd numbers every 2 clocks
stopped by the hardware
design acounter using finite state machine
count odd numbers every 2 clocks
stopped by the hardware